

COURSE OVERVIEW

Full Course Title: Chip Design

Instructional Hours (Contact Hours): 30

Course Description:

Bring this world to great change of IC's Design concepts of different IP cores including all peripherals in a single chip. These disciplines stay digital design to competitive careers for semiconductor world. Extended course & certification programs combine theoretical knowledge with practical EDA transformation for involving technologies of the future. Goal of this course is to get an ideas on Chip Design concepts and Fabrication Technologies. Students will learn from scratch to new-rich of IC Design concepts.

Learning Outcomes:

- By the end of this course, students will be able to:
- Learn concepts of VLSI Design like CMOS & FinFET technology
- Get idea on HDL languages for the RTL designs
- Gain knowledge about how a chip can be constructed
- Experience Chip Design process & Manufacturing ideas
- Learn Multiple Cores including a Microcontroller, Microprocessor, Digital Signal Processor or an application specific instruction set processor.

Learning Activities:

- Class Discussions/Discussion Boards
- Peer-to-Peer Work (pairs, small groups)
- Written Assignments (reports, essays)
- Case Study Analysis

Methods of Assessment/Grading Criteria:

- ☑ Class/Discussion Boards Participation
- Written Assignments (reports, essays)

- Student Projects
- Readings
- Textbook/Workbook Exercises
- □ Other: Click to enter
- Individual Projects/Presentations
- Group Projects/Presentations



COURSE OVERVIEW

\boxtimes

Course Topics:

- VLSI, SoC & FPGA Architecture
- Languages- VHDL, System Verilog, Verilog & Chisel
- RTL Design Concepts and Coding Guidelines
- Verification Methodology
- FPGA Programming and Implementation
- EDA Tool (OpenROAD) understanding with LAB Facilities
- Synthesis to GDSII flow using OpenROAD
- Release to Chip Fabrication

Prerequisites:

Previous knowledge of general Oops Concepts language related Electronics Topic, Transistor, CMOS or equivalent is required before taking this course.

Chip Design